高速折疊插值ADC采樣時間失配誤差校準電路設計
發(fā)布時間：2019-05-24 18:10
【摘要】：折疊插值ADC (Analog-to-Digital Converter,模數(shù)轉(zhuǎn)換器)相比于全并行結(jié)構(gòu)ADC在獲得高速度的同時也減小了芯片的面積和功耗,在高速ADC中得到了廣泛的應用。但現(xiàn)如今單片ADC很難達到很高采樣速率的要求,因此時間交織結(jié)構(gòu)ADC越來越多的被采用,然而各子ADC之間存在各種誤差,會對ADC的性能造成很大影響,其中各通道間的采樣時序誤差是最關鍵也最難校準的一個環(huán)節(jié),成為該領域研究的熱點。本文對時間交織ADC通道間失配誤差校準技術的研究現(xiàn)狀做了詳細的調(diào)研,針對8位,單通道采樣頻率500MHz的四通道折疊插值時間交織ADC,分析了各子通道間誤差對ADC輸出結(jié)果的影響,并通過理論分析以及行為級建模論證了設計采樣時間失配誤差校準電路的必要性,得出本文所述時間交織ADC各通道間的采樣時序偏差應小于2.5ps。研究典型的采樣時間失配誤差校準技術,在此基礎上確定了采用全差分模擬校準環(huán)路,將采樣時序偏差轉(zhuǎn)化為占空比信息進行校準的校準電路,包括整形電路、邊沿檢測電路、全差分連續(xù)時間積分器、跨導放大器等。其中邊沿檢測電路將采樣時序偏差轉(zhuǎn)化為占空比信息,且在電路中引入了手動調(diào)整模塊,通過改變電路中流過的電流大小細微的調(diào)整檢測到的占空比信息,能夠進行后臺調(diào)整;積分器電路中根據(jù)增益、擺幅等確定積分器中運放架構(gòu)的選擇和設計,積分器RC常數(shù)的確定等;跨導放大器中通過負反饋提高電路的線性度,得到了非常線性的跨導增益。最后對整個校準環(huán)路的校準效果進行了仿真驗證。本文基于TSMC 0.18μmCMOS工藝,在2V電源電壓下,利用Cadence Spectre軟件對設計的校準電路進行仿真,仿真結(jié)果表明,對于1GHz的差分輸入時鐘信號,四通道采樣時鐘為其不同相位的二分頻信號,當延遲其中一路100ps時,校準環(huán)路能自動將輸出信號的采樣時間間隔校準至500.308ps,當進一步改變手動控制字時,采樣時間間隔被校準至499.992ps,滿足了 8位四通道時間交織ADC對采樣時序誤差的要求。
[Abstract]:Compared with the full parallel architecture ADC, folding interpolation ADC (Analog-to-Digital Converter, Analog-to-Digital Converter) not only obtains high speed, but also reduces the area and power consumption of the chip, and has been widely used in high-speed ADC. However, nowadays, single-chip ADC is difficult to meet the requirements of high sampling rate, so the time interleaving structure ADC is more and more adopted. However, there are all kinds of errors between the sub-ADC, which will have a great impact on the performance of ADC. Among them, the sampling timing error between channels is the most critical and difficult to calibrate, which has become the focus of research in this field. In this paper, the research status of mismatch error calibration technology between time interleaving ADC channels is investigated in detail. For 8 bits, single channel sampling frequency 500MHz, four channel folding interpolation time interleaving ADC, The influence of errors between subchannels on the output results of ADC is analyzed, and the necessity of designing sampling time mismatch error calibration circuit is demonstrated by theoretical analysis and behavior level modeling. It is concluded that the sampling time series deviation between the channels of the time interleaving ADC described in this paper should be less than 2.5 PS. The typical calibration technology of sampling time mismatch error is studied. on this basis, the calibration circuit which uses full difference analog calibration loop to convert the sampling timing deviation into duty cycle information is determined, including shaping circuit and edge detection circuit. Full difference continuous time Integrator, transconductive amplifier, etc. The edge detection circuit converts the sampling timing deviation into duty cycle information, and introduces a manual adjustment module into the circuit. By changing the current size of the circuit, the detected duty cycle information can be adjusted in the background. In the Integrator circuit, the selection and design of the operational amplifier architecture and the determination of the RC constant of the Integrator are determined according to the gain and swing, and the very linear transconductivity gain is obtained by improving the linearity of the circuit by negative feedback in the transconductive amplifier. Finally, the calibration effect of the whole calibration loop is verified by simulation. In this paper, based on TSMC 0.18 渭 m CMOS process, the calibration circuit is simulated by Cadence Spectre software at 2V power supply voltage. The simulation results show that for the differential input clock signal of 1GHz, The four-channel sampling clock is its binary signal of different phases. when one of the 100ps is delayed, the calibration loop can automatically calibrate the sampling time interval of the output signal to 500.308ps. when the manual control word is further changed, the calibration loop can automatically calibrate the sampling time interval of the output signal to 500.308ps. when the manual control word is further changed, The sampling time interval is calibrated to 499.992ps, which meets the requirements of 8-bit four-channel time interleaving ADC for sampling timing error.
【學位授予單位】：合肥工業(yè)大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN792
本文編號：2485074
[Abstract]:Compared with the full parallel architecture ADC, folding interpolation ADC (Analog-to-Digital Converter, Analog-to-Digital Converter) not only obtains high speed, but also reduces the area and power consumption of the chip, and has been widely used in high-speed ADC. However, nowadays, single-chip ADC is difficult to meet the requirements of high sampling rate, so the time interleaving structure ADC is more and more adopted. However, there are all kinds of errors between the sub-ADC, which will have a great impact on the performance of ADC. Among them, the sampling timing error between channels is the most critical and difficult to calibrate, which has become the focus of research in this field. In this paper, the research status of mismatch error calibration technology between time interleaving ADC channels is investigated in detail. For 8 bits, single channel sampling frequency 500MHz, four channel folding interpolation time interleaving ADC, The influence of errors between subchannels on the output results of ADC is analyzed, and the necessity of designing sampling time mismatch error calibration circuit is demonstrated by theoretical analysis and behavior level modeling. It is concluded that the sampling time series deviation between the channels of the time interleaving ADC described in this paper should be less than 2.5 PS. The typical calibration technology of sampling time mismatch error is studied. on this basis, the calibration circuit which uses full difference analog calibration loop to convert the sampling timing deviation into duty cycle information is determined, including shaping circuit and edge detection circuit. Full difference continuous time Integrator, transconductive amplifier, etc. The edge detection circuit converts the sampling timing deviation into duty cycle information, and introduces a manual adjustment module into the circuit. By changing the current size of the circuit, the detected duty cycle information can be adjusted in the background. In the Integrator circuit, the selection and design of the operational amplifier architecture and the determination of the RC constant of the Integrator are determined according to the gain and swing, and the very linear transconductivity gain is obtained by improving the linearity of the circuit by negative feedback in the transconductive amplifier. Finally, the calibration effect of the whole calibration loop is verified by simulation. In this paper, based on TSMC 0.18 渭 m CMOS process, the calibration circuit is simulated by Cadence Spectre software at 2V power supply voltage. The simulation results show that for the differential input clock signal of 1GHz, The four-channel sampling clock is its binary signal of different phases. when one of the 100ps is delayed, the calibration loop can automatically calibrate the sampling time interval of the output signal to 500.308ps. when the manual control word is further changed, the calibration loop can automatically calibrate the sampling time interval of the output signal to 500.308ps. when the manual control word is further changed, The sampling time interval is calibrated to 499.992ps, which meets the requirements of 8-bit four-channel time interleaving ADC for sampling timing error.
【學位授予單位】：合肥工業(yè)大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN792
【參考文獻】
相關期刊論文 前8條
1 陳楠;龍飛;;MATLAB/Simulink仿真在模數(shù)轉(zhuǎn)換器教學中的應用[J];計算機時代;2015年09期
2 羅凱;朱璨;胡剛毅;;一種基于全差分積分器的時鐘穩(wěn)定電路設計[J];微電子學;2015年04期
3 祁國權;任超;;RC積分電路的實驗設計研究[J];渤海大學學報(自然科學版);2015年02期
4 閆俊榮;黃艷;;RC電路的特性分析及應用[J];高師理科學刊;2014年05期
5 梁蓓;馬奎;傅興華;;MOS電流模邏輯分頻器設計[J];微電子學與計算機;2012年10期
6 陳紅梅;鄧紅輝;張明文;陶陽;尹勇生;;高速低抖動時鐘穩(wěn)定電路設計[J];電子測量與儀器學報;2011年11期
7 范建俊;李強;李廣軍;;分數(shù)倍延時數(shù)字濾波器設計[J];微電子學;2011年02期
8 初仁欣,趙偉,王廷云;一類非均勻采樣信號的內(nèi)插重構(gòu)算法[J];計量學報;2000年03期
相關博士學位論文 前1條
1 吳光林;多通道時間交叉ADC校準技術研究及實現(xiàn)[D];東南大學;2006年
相關碩士學位論文 前8條
1 宋琳;12位時間交織流水線ADC的設計及通道失配研究[D];哈爾濱工業(yè)大學;2015年
2 張明敏;高性能CMOS濾波器的研究與設計[D];湖南大學;2014年
3 于洋;基于FPGA高速時間交織ADC校準與研究[D];西安電子科技大學;2014年
4 徐軍;電流差分跨導放大器及其高階濾波器設計研究[D];湖南大學;2013年
5 張鵬;混合信號校正采樣時鐘偏差的時間交織流水線模數(shù)轉(zhuǎn)換器[D];復旦大學;2012年
6 李安;CMOS跨導放大器及其構(gòu)成的濾波器的研究與設計[D];湖南大學;2011年
7 唐立軍;Pipeline ADC行為模型建模與仿真[D];電子科技大學;2009年
8 駱川;12位高速高精度ADC的研究與設計[D];西安電子科技大學;2007年
，本文編號：2485074
本文鏈接：http://www.wukwdryxk.cn/kejilunwen/dianzigongchenglunwen/2485074.html
教材專著
